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Abstract: This paper presents the design and experimental characterization of a portable high-precision
single-phase lock-in instrument with phase adjustment. The core consists of an analog lock-in amplifier
IC prototype, integrated in 0.18µm CMOS technology with 1.8 V supply, which features programmable
gain and operating frequency, resulting in a versatile on-chip solution with power consumption below
834 µW. It incorporates automatic phase alignment of the input and reference signals, performed
through both a fixed −90◦ and a 4-bit digitally programmable phase shifter, specifically designed
using commercially available components to operate at 1 kHz frequency. The system is driven by an
Arduino YUN board, thus overall conforming a low-cost autonomous signal recovery instrument to
determine, in real time, the electrical equivalent of resistive and capacitive sensors with a sensitivity
of 16.3 µV/Ω @ εrS < 3% and 37 kV/F @ εrS < 5%, respectively.
Keywords: lock-in amplifiers; phase shift adjustment; programmable circuits; low-cost sensors; real
time monitoring; Arduino
1. Introduction
Device miniaturization has been key to the development of innovative sensing technology
with application in different fields [1], ranging from biology and medicine [2,3], to environmental
monitoring [4–6], or limnology and civil structural monitoring [7–9]. Therefore, the interest in new
large scale integrated systems including sensing technology is growing substantially, since they make
it possible to carry out the same analysis usually performed by traditional sophisticated equipment
but with the advantage of reduced size, power, and cost.
However, according to each application, different challenges are faced in the achievement of
high performance low-voltage low-power (LVLP) miniaturized solutions, not only in terms of the
sensing element but also in the necessary electronic instrumentation: the measurement system must
adequately perform the sensor signal acquisition to recover the target information preserving accuracy
and reliability, with real-time operation, portability, and through an intuitive and friendly interface to
make it accessible to different users [2].
One of the main concerns in the acquisition system is the low amplitude sensor signal, often
buried in high noise levels interfering with the whole detection, so a suitable recovery technique such
as lock-in amplification is required [10]. A lock-in amplifier (LIA) is based on phase-sensitive detection
(PSD), where the signal of interest (VIN, f 0) is multiplied by a reference signal (VR) whose frequency
is also set at f 0 to perform a synchronous detection; the resulting signal is low-pass filtered with a
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suitable corner frequency to recover a DC component proportional to the amplitude of interest [10,11],
according to:
VOUT_DC = 2AVIN cos θ/pi + Vdd/2, (1)
where A is the voltage gain of the LIA, θ is the VIN-VR phase shift, and a square reference signal VR is
assumed. The term Vdd/2 is the common-mode voltage reference level for single Vdd supply systems
compatible with battery operation. As the system presents the maximum sensitivity for the in-phase
condition (θ = 0◦), single phase lock-in amplifiers work with input and reference signals operating at
the same frequency and in phase.
Commercial LIA equipment is non-portable, bulky and expensive, limiting the test scenario to
specialized laboratories [12–14]. On the other hand, general purpose commercial integrated solutions
of LIAs are almost nil since their building blocks involve specific and rigorous design requirements
that cannot always be fully accomplished, presenting inconveniences as no amplification stage, limited
resolution and offset susceptibility [15]. To solve these setbacks, a few analog LIAs integrated in
CMOS technology can be found in the literature, mainly designed for the characterization of different
kinds of sensors like magnetic, mechanical, optical or resistive [16–20]. However, when conditioning
resistive/capacitive sensors with an AC excitation source, issues like phase shift, overheating or
decoupling at high frequencies may arise. Both decoupling and overheating can be solved by choosing an
appropriate operating frequency, but the phase shifting problem remains [21,22], so a phase adjustment
circuit is required. In addition, phase adjustment allows for versatile/generic implementations that can
be adapted to different sensors by recalibration and reconfiguration of the operating parameters [23].
The above mentioned integrated solutions consider only the read-out channel, but do not include
the signal phase alignment (also called signal synchronization) circuit, which is crucial for the proper
operation of the LIA. As a consequence, they require manual adjustment, thus losing autonomy and
not being suitable for portable and remote applications. Therefore, it becomes necessary to develop a
complete LIA-based recovery system profiting from the advantages of analog integrated prototypes
in terms of LVLP and reduced size, while also including automatic phase alignment with a low-cost
hardware efficient approach, so as to obtain a truly portable high-precision autonomous instrument [2].
This paper addresses the implementation of such an instrumentation board, based on an
analog integrated lock-in amplifier [19] that exhibits low power consumption, flexibility due to
its programmable gain and operating frequency and small size and compared to state-of-art LIAs,
being therefore a very competitive choice in terms of large scale reproducibility [4,5,24], with an
automatic signal synchronization system driven by an Arduino YUN board which manages all the
measurement process and that acts as an intuitive interface between the processing system and the
data storage in the PC [25]. The result is a complete portable and autonomous single-phase LIA
measurement system able to detect low amplitude signals resulting from resistive or capacitive sensors,
while at the same time performs an automatic phase shift adjustment independent of the input signal
amplitude or its variations with a simpler and more flexible design compared to state-of-art solutions.
Additionally, although not presented in this paper, the system can also be used as a dual-phase LIA
for complex impedance measurements [26–28], which makes it very versatile and suitable for novel
portable applications such as bio-impedance measurements.
The paper is organized as follows. Section 2 describes the proposed system, explaining the
operation of its building blocks. Section 3 presents the experimental characterization of the whole
system, as well as its validation through the impedance measurement of resistive and capacitive
sensors. Finally, conclusions are drawn in Section 4.
2. Proposed Lock-In Architecture
The block diagram of the proposed LIA-based measurement instrument is shown in Figure 1.
It consists of two main stages: the in-phase channel (IP-Channel, X) and the quadrature channel
(Q-Channel, Y), with identical PSD read-out (LIAX, LIAY) biased at a single Vdd and driven by
quadrature reference signals VRX, VRY. Each channel includes a Phase Shifter (PS) that adequately
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adjusts the phase of the corresponding reference signals (VrX and VrY, sinusoidal), which are next
converted by analog Comparators into 0-Vdd square signals (VRX and VRY) to perform the synchronous
rectification. The DC output voltages (VX and VY) are acquired by the Arduino YUN platform, also in
charge of the automatic signal phase alignment task, and finally data are stored in the PC.
The system operation when the information is contained in the signal amplitude is next explained
in more detail. A source generator signal VS = AS sin(ω0 t) excites the sensor, typically placed in a
voltage divider or a Wheatstone bridge configuration, whose output voltage signal [19,29] constitutes
the LIA input VIN(t) = VIN sin(ω0 t + θ) for both channels. As reference signals VRX, VRY are in
quadrature, from Equation (1) the output DC voltage of each channel can be written for a general
situation as:
VX = 2AVIN cos θ/pi + Vdd/2, (2)
VY = 2AVIN sin θ/pi + Vdd/2. (3)
Thus, when the DC output signal for the Q-Channel is Vdd/2, VRX and VIN are either in phase or
in counter-phase, and the change in VX is maximum for a given input voltage. Both solutions are
actually valid operation conditions though, for simplicity, the X-Channel is called the in-phase Channel,
as already mentioned.
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(VX) and the imaginary part (VY), of electrical impedances [26]. Thus, the proposed system can be 
operated as single-phase LIA with automatic phase alignment, or as a dual phase LIA [26–28,30–32]. 
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As shown in Figure 2, the LIA consists of an integrated Current-Mode Instrumentation 
Amplifier (CMIA) in CMOS 180 nm technology with power supply Vdd = 1.8 V. A transconductance 
amplifier is used to convert the input signal into current, so the phase-sensitive detection is 
performed in the current domain, resulting in high linearity and reduction in area and power 
consumption compared with voltage mode implementations [19,33]. A Current Divider provides 
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To perform phase alignment, the output DC voltage VY in the Q-Channel is detected by the Arduino,
which adjusts the Programmable Phase Shifter (PPS) by means of a 4-bit digital word B(4) = {b3, b2, b1,
b0} until the condition VY = Vdd/2 is met. Then, the reference signal VrY in the IP-Channel is shifted
−90◦ with a fixed PS to produce VrX, and the consequent digital reference signal VRX drives the PSD
through the X-Channel. The maximum contribution of the DC level VX proportional to the amplitude
of the input signal is thus obtained.
Note that this arrange ent ith an in-phase and an in-quadrature channel is equivalent to a dual
phase LIA, which can recover both the magnitude and phase information, or equivalently the real (VX)
and the imaginary part (VY), of electrical impedances [26]. Thus, the proposed system can be operated
as single-phase LIA with automatic phase alignment, or as a dual phase LIA [26–28,30–32].
2.1. Lock-In Amplifier
As shown in Figure 2, the LIA consists of an integrated Current-Mode Instrumentation Amplifier
(CMIA) in CMOS 180 nm technology with power supply Vdd = 1.8 V. A transconductance amplifier
is used to convert the input signal into current, so the phase-sensitive detection is performed in the
current domain, resulting in high linearity and reduction in area and power consumption compared
with voltage mode implementations [19,33]. A Current Divider provides gain programmability to the
amplifier, to adjust it as required for the application. Finally, the resulting signal is converted back
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into voltage through a transimpedance amplifier (TIA). This integrated CMIA is followed by a voltage
buffer implemented with a low cost discrete Operational Amplifier (OA) HA17458 [34] for proper
impedance coupling with the output Low Pass Filter (LPF).
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fee back gm-bo sting circuit as shown in Figure 3a. M1 transis ors work as s urce foll wers, buffering
the input signal to the degen ratio resistor Rd. Thus, the VIN signal is converted into c rre t
(IAC VIN/Rd) in a linear way and copied out by loading the A no es it t s
ith cascode transistors to i prove the cur ent copy, resulting in the IO signal.
i er: e se-se siti e etecti is erf r e i t e c rre t i si cl ss c rre t
f llo er; the direction of the current IO is controlled by the square reference signal VR connected to the
cascode transistors which act as switches. The fully rectified outp t c rrent is I’O = (−1)VR · IO, it
R (0,1).
Current Divider: To provide gain progra ability to the C IA, a 3-bit current divider based on an
R-2R ladder i ple ented ith P OS transistors in the triode region as used, achieving a highly
linear current-division [35], according to:
∆ =
1
2n
[1+
n−1∑
j=0
(2 j − d j2 j)] with n = 3. (4)
Transimpedance Amplifier: A single stage differential amplifier with a feedback resistor Rf = 100 kΩ
converts back the signal into voltage domain. A compensation capacitor CC = 500 fF is used to ensure
stability. The transfer function for the complete CMIA is:
VOUT
VIN
= (−1)VR R f
Rd
 12n [1+
n−1∑
j=0
(
2 j − d j2 j
)
 with n = 3. (5)
It can be seen that the gain depends mainly on the ratio Rf and Rd. Thus, both resistors were
implemented with a high-resistivity polysilicon layer and will, therefore, suffer the same variations
with process and temperature, thus ensuring good accuracy and robustness.
Finally, as shown in Figure 2, to complete the lock-in system, an external LPF was used. It consists
of a second order passive RC network with R = 40 kΩ and C = 300 nF or C = 3 µF to set a cutoff
frequency of 5 Hz or 0.5 Hz, respectively.
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Note that the I it i l i t si al by connecting the minus input terminal
to Vd /2, or a differential input signal. The prototype was experimentally char cterized and used for the
det ction of small concentrations of carbon m oxide, providing a Dynamic Reserv , of 35.5 dB, which
indicates that it is capable of recovering a signal submerged in noise levels 60 times h gher [19,33].
In fact, the LIA can be seen as a Band-Pass Filter with a very high quality factor Q = f 0/fLP, where f 0 is
the op rating frequency and fLP is the LPF cutoff frequency, so it filters m st of the noise c ntributions
at frequencie different from that of the signal of int rest. It has b en chosen over other proposals of
the authors [36,37] due to its goo f atures in terms of input dynamic range, resolution, linearity, input
referred noise, programmable gain, low power consumption and low integration area, hich m kes it
a v rsatile and adaptable solution for different applications. Its main characteristi s are summarized
in Table 1.
able 1. i l r cterization.
Par met rs Integr IA
CMOS Technology 180 nm
Power Supply
Gain 2
Bandwidth 125 kHz
Input Voltage Range 4.5–17 mV
Dynamic Reserve 35.5 dB
Resolution 25 µV
THD (0.3 Vpp at 1 kHz) −54.6 dB
Input referred noise (at 1 kHz) 5.9 nV/Hz1/2
Power Consumption 417 µW
Integrated Area 0.013 mm2
2.2. Phase Shifter
Phase Shifters provide at their output a replica of the input signal with a phase displacement [38,39].
In our proposal, o perf rm phase alignmen , two phase shifters, one variable (Q-Chann l) and one fixed
(IP-Channel), a e required. Both are based on a simple opology that adjusts the signal phase by means
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of a passive element. The PS core topology is the first order OA-based All-Pass Filter (APF) [40,41]
shown in Figure 4a. The phase angle:
θPS = 180◦ − 2 tan−1(2pi · RPS · C · f 0), (6)
depends on the passive elements RPS and C, as well as on the operation frequency f 0. A frequency
f 0 = 1 kHz was chosen to avoid any contribution of low frequency flicker noise, and because it matches
the typical operation frequency of biosensors used to characterize electrodes, organs and tissues,
an application field where this portable low-cost approach can provide significant advantages over
classical laboratory equipment [19,28,42–44].
The sine wave Vr is converted into a square reference signal VR (Figure 4a) by means of a
comparator, which introduces a delay which depends on f 0, causing an additional phase shift of 16◦
for f 0 = 1 kHz. As a result, the resulting phase angle of the entire adjustment block is:
θVR = θPS − 16◦, (7)
For the IP-Channel, a PS with constant −90◦ phase shift is required. Therefore, considering
Equation (6), R1 = 1 kΩ, C1 = 100 nF and RPS = 1.25 kΩ are used. The Q-Channel uses the same values
of R1, C1, and the variable resistor RPS presented in Figure 4b, which consists of a programmable
R-2R ladder (R = 10 kΩ). Through the activation or deactivation of its branches, by means of the
2N2222A BJT transistors [45] acting as switches controlled by a 4-bit digital word B(4) = {b3, b2, b1,
b0}, the equivalent resistance can be adjusted in an easy and fast way. A larger number of bits leads
to a wider tuning phase range with finer tuning steps, but also leads to an increase in the number of
components in the R-2R ladder. A 4-bit resolution was chosen to get an adequate phase adjustment
with a small amount of components driven by a very simple program.
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Figure 4. (a) Generation of sine and square r ference signals with the PS and Comparator circuits;
(b) Programmable Phase Shifter (RPS adjustable).
Simulations were carried out with NI Multisim. A signal VS = 100 mV at 1 kHz was used and the
RPS resistance was set to vary from 10 kΩ to 0.63 kΩ, obtaining a phase displacement θPS ranging from
approximately 18◦ to 137◦ (Figure 5a), so that the overall θVR varies from 2◦ to 120◦ for the 4-bit PPS.
The conversion of Vr to a square reference signal VR was also verified by simulation. Figure 5b shows
the signals before and after the comparator, where the desired waveform, voltage range (0–1.8 V) and
phase adjustment are achieved. Experimentally, both PS and comparators were implemented with
discrete dual OA HA17458 [34].
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2.3. Phase Alignment and Data Transmission Interface
The automation of the phase alignment and measurement processes has the advantage of increasing
both speed and reliability, as well as reducing operation costs compared to manual execution [5]. That is
why, for the operation of the system, the Arduino YUN [46] platform was used. It has a microcontroller
with digital and analog input/output ports, it is compatible with the technology used, and it is also
easy to manage and program, while widely available [47].
As for the programming, constants and variables for measurement and control are first defined,
and inputs/outputs (I/O) are assigned. Next, the phase shift control word is initialized to B(4) = {1, 1, 1,
0} to set θVR = +90◦, and the output of both channels is recorded. If phase alignment is needed, i.e., if
VY , Vdd/2, a cycle begins in which B(4) is initialized to {0, 0, 0, 0} and increased to adjust the phase
shift provided by the PPS, until the quadrature condition is reached at the output of Q-Channel. Then,
the system finishes the phase tuning step and the measurement process begins: with the last saved
value of B(4), the data of IP and Q Channels (VX and VY) are recorded. The flow chart of the program is
detailed in Figure 6.
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3. Experimental Results
3.1. Autonomous Lock-In Performance
The whole system board is shown in Figure 7a. It incorporates two integrated CMIAs in CMOS
technology, discrete components and the Arduino YUN. The system has a silicon area of 0.026 mm2
and PCB area of 10 × 14 cm2, constituting a solution easily transportable and cheap to implement.
The integrated system uses Vdd = 1.8 V, discrete components (OA) use 3.3 V power supply, while BJT
transistors are turned on/off with 5 V from the Arduino platform. Figure 7b shows the laboratory
equipment used to perform the experimental characterization: a Keysight E3611A power supply,
Keithley 2602 Source Meter Unit (SMU), Tektronix 4104 Oscilloscope and a computer using Universal
Serial Bus (USB) for data transfer with Arduino.
Note that the Arduino microcontroller limits the resolution to 4.9 mV (10 bits from ground to 5V).
As the resolution of the integrated CMIAs is 25 µV [33], a microcontroller of the Microchip group such
as the PIC24FJ128GC010 with 16-bit ADC or equivalent could be used to increase the resolution of the
LIA to 55 µV.
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The proper operation of the PPS circuit was first tested. VS and VrY signals were monitored to 
check the signal phase displacement for each resistor value, as shown in Figure 8. Based on the 
measured phase shift, the real resistive value in the R-2R network was estimated according to 
Equation (5), to compare theoretical and measured data. Table 2 shows that the phase displacement 
becomes wider as RPS is decreased. Thus, first fine and then coarse phase tuning is performed, which 
results in fast adjustment to the desired value. Good matching between the calculated and the 
measured data is observed, with a phase absolute error εap ≤ 1.5° which in turn corresponds to a 
maximum relative error in the output voltage εrθ due to phase misalignment of 0.03%, an overall 
phase adjustment range of 236° and a phase resolution of 2°. The 4-bit resolution is therefore enough 
in practical cases to get high accuracy. 
Figure 7. Photograph of experimental setup: (a) Test PCB; (b) Laboratory equip ent.
The proper operation of the PPS circuit was first tested. VS and VrY signals were monitored to check
the signal phase displacement for each resistor value, as shown in Figure 8. Based on the measured
phase shift, the real resistive value in the R-2R network was estimated according to Equation (5), to
compare theoretical and measured data. Table 2 shows that the phase displacement becomes wider
as RPS is decreased. Thus, first fine and then coarse phase tuning is performed, which results in fast
adjustment to the desired value. Good matching between the calculated and the measured data is
observed, with a phase absolute error εap ≤ 1.5◦ which in turn corresponds to a maximum relative
error in the output voltage εrθ due to phase misalignment of 0.03%, an overall phase adjustment range
of 236◦ and a phase resolution of 2◦. The 4-bit resolution is therefore enough in practical cases to get
high accuracy.
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As already mentioned, there are two valid solutions to operate the single-phase LIA: with VIN
and V in phase or in counter-phase, i.e., with a final phase shift between VIN and V of 90◦ or 270◦.
Figure 9 shows the phase adjustment steps in the Q-channel in both cases, starting with a 0 or 180◦ phase
shift between VIN and VRY. Note that from 120◦ to 180◦ (300◦ to 360◦), a 60◦ range of adjustment is lost.
It is worth mentioning that this issue can be solved by increasing the number of bits or redesigning the
R-2R ladder to obtain a smaller value of RPS. Even though it was not experimentally implemented, it
was verified by simulation that the ideal RPS range of values for f 0 = 1 kHz would be from 10 kΩ to
50 Ω to cover the entire phase adjustment range.
As explained in Section 2.3, during the phase adjustment the control word B(4) is initialized to {1, 1,
1, 0}, so θ = 90◦. If VY , Vdd/2, B(4) is set to {0, 0, 0, 0} and starts increasing while monitoring VY until it
crosses Vdd/2, and the last digital word B(4) after the crossing occurs is saved. For a more friendly-user
operation, the Arduino was programmed to provide VX > Vdd/2 even in the counter-phase condition.
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Table 2. RPS and Phase Shift steps for each digital word.
Digital Word Theory Measured Phase Error
dec b3, b2, b1, b0 RPS (kΩ) θVR (deg) RPS (kΩ) θVR (deg) εap (deg)
00 0, 0, 0, 0 10.0 2.1 10.1 2.0 0.1
01 0, 0, 0, 1 9.38 3.3 9.50 3.0 0.2
02 0, 0, 1, 0 8.75 4.4 9.00 4.0 0.4
03 0, 0, 1, 1 8.13 6.2 8.20 6.0 0.2
04 0, 1, 0, 0 7.50 8.0 7.48 8.0 0.0
05 0, 1, 0, 1 6.88 10.1 6.90 10.0 0.1
06 0, 1, 1, 0 6.25 12.6 6.38 12.0 0.6
07 0, 1, 1, 1 5.63 15.6 5.73 15.0 0.6
08 1, 0, 0, 0 5.00 19.3 5.05 19.0 0.3
09 1, 0, 0, 1 4.38 23.9 4.50 23.0 0.9
10 1, 0, 1, 0 3.75 36.0 3.84 35.0 1.0
11 1, 0, 1, 1 3.13 37.9 3.20 37.0 0.9
12 1, 1, 0, 0 2.50 49.0 2.55 48.0 1.0
13 1, 1, 0, 1 1.88 64.5 1.90 63.0 1.5
14 1, 1, 1, 0 1.25 87.8 1.22 89.0 1.2
15 1, 1, 1, 1 0.63 120.8 0.64 120.0 0.8
For the complete system characterization, sinusoidal signals VIN and VS were generated separately
in order to modify the VIN phase externally. The signals were chosen within the dynamic range of
each block, namely VIN = 6 mV and VS = 600 mV, both at 1 kHz. An initial random phase shift of 75◦
between VR and VIN was set. The system performs the calibration process until VY output satisfies
the quadrature condition, and then the measurement process is started. This procedure was repeated
for an initial phase shift of 210◦, chosen again in a random way just to verify that the calibration and
measurement processes were performed correctly.
The steps in phase that the PPS circuit performs for both phase shifts in the Q-Channel, and how
the IP-Channel follows the same steps but with a constant −90◦ shift, are shown in Figure 10, where it is
verified that both channels are adjusted to operate in the required phase conditions.
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It is important to notice that the offset was calibrated: the systematic output offset of each LIA
were measured at no signal level, then those values were subtracted from the experimental dc output
values VX and VY through the Arduino program before storing the measured data to the PC.
The VY output is displayed in Figure 11a. Considering the cut-off frequency of the LPF, during
the calibration stage a delay of 120 ms was added at each digital bit change (b3-b0) to allow VX and VY
to be properly established. When the quadrature condition is satisfied, i.e., VY = Vdd/2, the in-phase
condition is set for the IP-Channel and the measurement procedure can begin. For this test, the phase
adjustment and measurement processes were performed in periods of approximately 2 seconds each.
During these same measurements, the VX voltage was also monitored as shown in Figure 11b, where
the two outputs, VX and VY, for the cases of 75◦ and 210◦ phase shifts are presented. When VY = Vdd/2,
the VX output shows the expected DC voltage (1.139 V with relative error εrV = 0.2%), meaning that
VIN and VRX signals are in-phase.
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signal; (b) VX and VY output signals.
Table 3 summarizes the experim ntal system performance corresponding to different initial phase
shifts. The ideal values of VX and VY were calculated by using Equatio s (2) and (3), respectively.
Even though, as shown in Figure 11, adjustment was achieved much fast r for 75◦ th n for 210◦ initial
phase-shift, calibration is correctly performed in a few seconds with relative errors εrV below 0.7%
for the VY output. Besides, VX output meets the in-phase condition with a relative error εrV below
0.2%. It is worth mentioning that the relative error presented by the system is also affected by the gain
mismatch between LIAs. However, the system manages to overcome this problem by presenting an
error εrV below 1% in both output channels.
Table 3. Performance for different initial phase shifts.
P ase Shift
Ideal Value (V) Measured Value (V) εrV (%)
VX VY VX VY VX VY
0◦ 1.141 0.900 1.140 0.904 0.1 0.5
75◦ 1.141 0.900 1.139 0.900 0.2 0.0
180◦ 1.141 0.900 1.140 0.904 0.1 0.5
210◦ 1.141 0.900 1.139 0.906 0.2 0.7
3.2. Impedance Measurements
Once the reference signals VRX and VRY are in phase and in quadrature with the input
signal, respectively, the final 4-bit PPS digital word is saved and the measurement process begins.
Measurement of non-complex impedances, either purely resistive or capacitive, is possible with
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single-phase LIA operation, i.e., by monitoring the in-phase channel VX output. However, if the
sensor consists of a complex impedance, with both resistive and capacitive components, the system
should be used as a dual-phase LIA where both outputs deliver the complete information of the
sensor [26,27]. In this work, the proposed LIA system is characterized as a single-phase instrument
with phase alignment for low-amplitude resistive and capacitive sensors measurements, since in
previous works [33,36] the circuit noise immunity was already tested. The electrical equivalent of
resistive and capacitive sensors was measured under controlled environmental conditions to eliminate
any variation due to temperature, humidity, and light.
The measurement setup system is shown in Figure 12. Figure 12a shows the electrical symbol
of the resistive and capacitive sensors with a tolerance of 2% and 5%, respectively, that were placed
into a voltage divider and stimulated with a sinusoidal signal VS = 600 mV at 1 kHz, with reference
resistor R0 = 5 kΩ and reference capacitor C0 = 1.6 µF, respectively. The sensors were previously
measured independently to determine their real value, therefore, the estimated value of the resistive
and capacitive sensors based on the measured voltages is compared with the exact value of the sensor.
This way, the accuracy of the proposed LIA when determining the sensors values can be quantified.
The values of the reference impedances in each case where chosen to maximize the detection of
variations at Vx output and improve the data collection of the Arduino YUN platform. Figure 12b
presents the connection diagram of the whole system. Coupling between the sensing circuit and the
LIA was made by means of a decoupling capacitor Cdec = 1 µF followed by an analog inverter which
was used to further reduce the Vm signal amplitude, in this case, 100 times (R2 = 100 × R1) at the input
of the LIA, in order to emulate a more realistic bio-signal test (in the order of 0.01–10 mV [48,49]).
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The gain of both LI s as set at axi u (42 dB) and the inverter and LI s co on ode
input ere connected to the required V /2 C level. Finally, the rduino platfor as the interface
bet een the easure ent syste and the PC, as previously explained, allo ing to control the phase
align ent and store the easured data.
In Figure 13 the VX and VY outputs for resistive and capacitive sensors are displayed and compared
to the theoretical values. It can be observed that information on the resistive (Figure 13a) and capacitive
(Figure 13b) sensor is provided by VX, while VY output remains equal to Vdd/2 in both cases.
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The gain of both LIAs was set at maximum (42 dB) and the inverter and LIAs common mode 
input were connected to the required Vdd/2 DC level. Finally, the Arduino platform was the interface 
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Based on the experimental LIA output voltages, the resistive and capacitive sensor values are
determined by:
RS = R0/[(ACMIA R1 VS/pi R2 VX) − 1], (8)
CS = C0·[(ACMIA R1 VS/pi R2 VX) − 1]. (9)
Figure 14 shows the RS and CS sensor values obtained from these equations. It can be observed
in both cases that the use of a smaller cut-off frequency for the LPF results in higher measurement
accuracy. For the first case (Figure 14a) the system presents a sensor measurement relative error εrS
lower than 3%; for the second case (Figure 14b) the relative error εrS is below 5% in the determination of
the capacitive value. The proposed system operating at maximum gain has a measurement sensitivity
of 16.3 µV/Ω and 37 kV/Farad for resistive and capacitive sensor, respectively.
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Finally, Table 4 presents a co parative of the proposed Lock-in plifier ith other recent LI
solution. Even though special emphasis was made on searching solutions focused on a single phase LIA
with phase alignment, only a few papers were found [50,51], implemented with discrete components
or, as the proposed system, consisting of a mixed approach. However, it should be noted that in [50]
and [51], three and four PSDs are required, respectively, for a single measurement output, while in the
proposed LIA only two PSD are used, and it can be configured as a single or dual phase LIA.
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Besides, in [50] the DC output voltages are measured by a data acquisition board (DAQ), which
is a bulky module that reduces autonomy. On the other hand, the proposed solution not only uses
a portable platform (Arduino) but also offers a wider frequency range from 0 to 125 kHz and input
dynamic range (4.5–17 mV) with a resolution of 25 µV, faster phase calibration (<2.5 s) and smaller
silicon power consumption. Thus, it constitutes a more versatile, hardware efficient and power efficient
solution for phase adjustment without degrading the performance on integrated LIAs prototypes.
Alternatively, in [18,20,26,27,31] the implementation of a dual phase LIA is chosen to avoid
the dependence with the phase of the input signal, being oriented to bioimpedance measurement.
These papers are also included in the comparison. The proposed LIA shows greater versatility and
flexibility compared to those solutions, as the phase alignment circuit can be enabled/disabled for its
use as single-phase or dual-phase LIA. In addition, the gain adjustment (25–42 dB) as a function of the
input signal amplitude, the reduced power consumption (834 µW for integrated prototypes and 7 mW
for the whole system) and smaller silicon area (0.026 mm2), high sensitivity, and compatibility with
microcontrollers as Arduino YUN, that enable fast data acquisition, make it a suitable and adaptable
option for its use in truly portable applications.
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Table 4. Performance comparison of LIA system with other solutions.
Parameters This Work [26]’04 [20]’08 [27]’09 [18]’10 [50]’12 [31]’15 [51]’16
Implementation CMOS 180 nm & Discretecomponents
Discrete
components CMOS 350 nm CMOS 180 nm CMOS 350 nm
Discrete
components CMOS 180 nm
CMOS 350 nm & Discrete
components
Power Supply 1.8 VLIAs3.3 VOAs
n.a. 3.3 V 1.8 V 3.3 V 5 V 1.8 V 1.8 V
LPF implementation RC external External RC external SC internal Gm-C internal RC external RC external RC external
Gain 25–42 dB n.a. 108 dB −12–0 dB 120 dBΩ 112 dB 0–40 dB 106 dB
BW 125 kHz 10 MHz 800 kHz 100 kHz 13–25 kHz n.a. 1 MHz 2.5–25 Hz
Freq. op. 1 kHz 100 kHz 30 kHz 1 kHz 20 kHz 77 Hz 10–100 kHz 11 Hz
Input range 4.5–17 mV n.a. 1 µV 3 mV n.a. 0.002–7 mV 0.2–14 mV 35–700 nV
Resolution 25 µV n.a. n.a. n.a. n.a. 200 nV 1 µV 12.5 nV
Dynamic Reserve 35.5 dB n.a. n.a. n.a. 1.31 dB n.a. 39 dB 34 dB
Sensor Sensitivity 16.3 µV/Ω37 kV/F n.a. n.a.
4.2 µV/Ω
75 MV/F n.a. n.a. n.a. n.a.
Sensor Range 1–10 kΩ0.75–2.8 µF
20–220 Ω
0.15–1 µF n.a.
10–40 kΩ
0.5–1.8 nF n.a. n.a. n.a. n.a.
LIA config. Single & Dual Phase Dual Phase Dual Phase Dual Phase Single Phase Single Phase Dual Phase Single Phase
Phase Calibration Included Not included External Adjust Not Needed Included Included Not Needed Included
Phase Cal. Error εap <1.5◦ n.a. n.a. n.a. n.a. n.a. n.a. n.a.
Phase Cal. Time <2.5 s n.a. n.a. n.a. n.a. 25–80 s n.a. 1 s
Silicon Area 0.026 mm2 n.a. 2.5 mm2 2 mm2 1.5 mm2 n.a. 0.048 mm2 8 mm2
Power Consumption 834 µW
a
7 mW b n.a. 110 mW
a 2 mW a 13 mW a n.a. 3.5 mW a 2 mW b
a Silicon Power Consumption, b System Power Consumption.
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4. Conclusions
A fully autonomous single-phase lock-in amplifier solution has been proposed in this article,
implemented with two integrated CMIAs in CMOS UMC 180 nm technology and Arduino YUN
platform. The discrete implementation was designed to have adjustable high gain and phase in order
to measure signal amplitude or electrical impedances without degrading the performance of the
CMOS integrated prototypes. It has a resolution of 25 µV, with sensor sensitivity of 16.3 µV/Ω @ εrS
< 3% and 37 kV/F @ εrS < 5% for resistive sensor and capacitive sensor measurements, respectively.
The low power consumption of 834 µW and low integration silicon area of 0.026 mm2 of the two CMIA
prototypes, in addition to its capacity to be used as a dual-phase LIA, make it highly suitable for portable
devices and innovative applications such as bio-impedance measurements. Besides, its compatibility
with microcontrollers, in this case Arduino YUN, allows it to be adapted to different applications
within the operating ranges of the CMIA.
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